Method for realization of self-controlling loop apparatus structures

This paper presents a novel methodology for design of operational computational devices, realizing a diversity of condition-controlled loop algorithmic structures. The synthesis of such a structure takes in count just the necessary for the computation signal changes, which makes the synthesis of controlling finite state machine unnecessary. Thus the resulting controlling circuit is tightly coupled with the logic one. In this sense the structure can be defined as self-controlling and can be part of micropipeline structure with certain delay. The structures in either case are as fast as possible. Experiments have been made with Xilinx’ FPGA chip.